

Synertek®



3050 Coronado Drive, Santa Clara, CA. 95051
(408) 984-8900 TWX 910-338-0135

SY6500

SY6500 MICROPROCESSORS

The SY6500 Microprocessor Family Concept ----

The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SY6500 group are software compatible within the group and are bus compatible with the M6800 product offering.

The family includes five microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for the multi processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz and 2 MHz ("A" suffix on product numbers) maximum operating frequencies.

Features of the SY6500 Family

- . Single five volt supply
- . N channel, silicon gate, depletion load technology
- . Eight bit parallel processing
- . 56 Instructions
- . Decimal and binary arithmetic
- . Thirteen addressing modes
- . True indexing capability
- . Programmable stack pointer
- . Variable length stack
- . Interrupt capability
- . Non-maskable interrupt
- . Use with any type or speed memory
- . Bi-directional Data Bus
- . Instruction decoding and control
- . Addressable memory range of up to 65K bytes
- . "Ready" input
- . Direct memory access capability
- . Bus compatible with MC6800
- . Choice of external or on-board clocks
- . 1MHz and 2MHz operation
- . On-the-chip clock options
 - * External single clock input
 - * RC time base input
 - * Crystal time base input
- . 40 and 28 pin package versions
- . Pipeline architecture

Members of the Family

Microprocessors with On-Board Clock Oscillator

- SY6502
- SY6503
- SY6504
- SY6505
- SY6506


Microprocessors with External Two Phase Clock Input

- SY6512
- SY6513
- SY6514
- SY6515

Comments on the Data Sheet

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.

COMMON CHARACTERISTICS



- Note: 1. Clock Generator is not included on SY6512,13,14,15
 2. Addressing Capability and control options vary with each of the SY6500 Products.

SY6500 Internal Architecture

COMMON CHARACTERISTICS

MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	V _{CC}	-0.3 to +7.0	Vdc
INPUT VOLTAGE	V _{IN}	-0.3 to +7.0	Vdc
OPERATING TEMPERATURE	T _A	0 to +70	°C
STORAGE TEMPERATURE	T _{STG}	-55 to +150	°C

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.





ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ± 5%, V_{SS} = 0, T_A = 25° C)

∅₁, ∅₂ applies to SY6512, 13, 14, 15, ∅₀ (in) applies to SY6502, 03, 04, 05 and 06

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage Logic, ∅ ₀ (in) ∅ ₁ , ∅ ₂	V _{IH}	V _{SS} + 2.4 V _{CC} - 0.2	- -	V _{CC} V _{CC} + 0.25	Vdc
Input Low Voltage Logic, ∅ ₀ (in) ∅ ₁ , ∅ ₂	V _{IL}	V _{SS} - 0.3 V _{SS} - 0.3	- -	V _{SS} + 0.4 V _{SS} + 0.2	Vdc
Input High Threshold Voltage RES, NMI, RDY, IRQ, Data, S.O.	V _{IHT}	V _{SS} + 2.0	-	-	Vdc
Input Low Threshold Voltage RES, NMI, RDY, IRQ, Data, S.O.	V _{ILT}	-	-	V _{SS} + 0.8	Vdc
Input Leakage Current (V _{in} = 0 to 5.25V, V _{CC} = 0) Logic (Excl. RDY, S.O.) ∅ ₁ , ∅ ₂ ∅ ₀ (in)	I _{in}	- - -	- - -	2.5 100 10.0	μA μA μA
Three-State (Off State) Input Current (V _{in} = 0.4 to 2.4V, V _{CC} = 5.25V) Data Lines	I _{TSI}	-	-	10	μA
Output High Voltage (I _{LOAD} = -100μAdc, V _{CC} = 4.75V) SYNC, Data, AO-A15, R/W	V _{OH}	V _{SS} + 2.4	-	-	Vdc
Output Low Voltage (I _{LOAD} = 1.6mAdc, V _{CC} = 4.75V) SYNC, Data, AO-A15, R/W	V _{OL}	-	-	V _{SS} + 0.4	Vdc
Power Dissipation	P _D	-	.25	.70	W
Capacitance (V _{in} = 0, T _A = 25°C, f = 1MHz)	C				pF
Logic	C _{in}	-	-	10	
Data		-	-	15	
AO-A15, R/W, SYNC	C _{out}	-	-	12	
∅ ₀ (in)	C _{∅₀(in)}	-	-	15	
∅ ₁	C _{∅₁}	-	30	50	
∅ ₂	C _{∅₂}	-	50	80	

Note: IRQ and NMI require 3K pull-up resistors.

COMMON CHARACTERISTICS



Note: "REF." means Reference Points on clocks.

SY6502 - 40 Pin Package

V _{ss}	1	40	RES
RDY	2	39	ϕ_2 (OUT)
ϕ_1 (OUT)	3	38	S.O.
IRQ	4	37	ϕ_0 (IN)
N.C.	5	36	N.C.
NMI	6	35	N.C.
SYNC	7	34	R/W
V _{cc}	8	33	DB0
AB0	9	32	DB1
AB1	10	31	DB2
AB2	11	30	DB3
AB3	12	29	DB4
AB4	13	28	DB5
AB5	14	27	DB6
AB6	15	26	DB7
AB7	16	25	AB15
AB8	17	24	AB14
AB9	18	23	AB13
AB10	19	22	AB12
AB11	20	21	V _{ss}

SY6502

- * 65K Addressable Bytes of Memory
- * $\overline{\text{IRQ}}$ Interrupt
- * $\overline{\text{NMI}}$ Interrupt
- * On-the-chip Clock
 - ✓ TTL Level Single Phase Input
 - ✓ RC Time Base Input
 - ✓ Crystal Time Base Input
- * SYNC Signal
(can be used for single instruction execution)
- * RDY Signal
(can be used for single cycle execution)
- * Two Phase Output Clock for Timing of Support Chips

Features of SY6502

SY6503 - 28 Pin Package

RES	1	28	ϕ_2 (OUT)
V _{ss}	2	27	ϕ_0 (IN)
IRQ	3	26	R/W
NMI	4	25	DB0
V _{cc}	5	24	DB1
AB0	6	23	DB2
AB1	7	22	DB3
AB2	8	21	DB4
AB3	9	20	DB5
AB4	10	19	DB6
AB5	11	18	DB7
AB6	12	17	AB11
AB7	13	16	AB10
AB8	14	15	AB9

SY6503

- * 4K Addressable Bytes of Memory (AB00-AB11)
- * On-the-chip Clock
- * $\overline{\text{IRQ}}$ Interrupt
- * $\overline{\text{NMI}}$ Interrupt
- * 8 Bit Bi-Directional Data Bus

Features of SY6503

SY6504 - 28 Pin Package

RES	1	28	ϕ_2 (OUT)
V _{ss}	2	27	ϕ_0 (IN)
IRQ	3	26	R/W
V _{cc}	4	25	DB0
AB0	5	24	DB1
AB1	6	23	DB2
AB2	7	22	DB3
AB3	8	21	DB4
AB4	9	20	DB5
AB5	10	19	DB6
AB6	11	18	DB7
AB7	12	17	AB12
AB8	13	16	AB11
AB9	14	15	AB10

SY6504

- * 8K Addressable Bytes of Memory (AB00-AB12)
- * On-the-chip Clock
- * $\overline{\text{IRQ}}$ Interrupt
- * 8 Bit Bi-Directional Data Bus

Features of SY6504

1 MHz TIMING

CLOCK TIMING — SY6512, 13, 14, 15

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Cycle Time	T_{CYC}	1000	---	---	nsec
Clock Pulse Width (Measured at $V_{CC} = 0.2V$)	$PWH_{\phi 1}$	430	---	---	nsec
	$PWH_{\phi 2}$	470	---	---	nsec
Fall Time (Measured from 0.2V to $V_{CC} = 0.2V$)	T_F	---	---	25	nsec
Delay Time between Clocks (Measured at 0.2V)	T_D	0	---	---	nsec

CLOCK TIMING — SY6502, 03, 04, 05, 06

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Cycle Time	T_{CYC}	1000	---	---	ns
ϕ_0 (IN) Pulse Width (measured at 1.5V)	PWH_{ϕ_0}	460	---	520	ns
ϕ_0 (IN) Rise, Fall Time	TR_{ϕ_0}, TF_{ϕ_0}	---	---	10	ns
Delay Time between Clocks (measured at 1.5V)	T_D	5	---	---	ns
ϕ_1 (OUT) Pulse Width (measured at 1.5V)	PWH_{ϕ_1}	$PWH_{\phi_{OL}-20}$	---	$PWH_{\phi_{OL}}$	ns
ϕ_2 (OUT) Pulse Width (measured at 1.5V)	PWH_{ϕ_2}	$PWH_{\phi_{OH}-40}$	---	$PWH_{\phi_{OH}-10}$	ns
ϕ_1 (OUT), ϕ_2 (OUT) Rise, Fall Time (measured .8V to 2.0 V) + 1 TTL)	T_R, T_F	---	---	25	ns

READ/WRITE TIMING

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Read/Write Setup Time from SY6500	T_{RWS}	---	100	300	ns
Address Setup Time from SY6500	T_{ADS}	---	100	300	ns
Memory Read Access Time	T_{ACC}	---	---	575	ns
Data Stability Time Period	T_{DSU}	100	---	---	ns
Data Hold Time ~ Read	T_{HR}	10	---	---	ns
Data Hold Time ~ Write	T_{HW}	30	60	---	ns
Data Setup Time from SY6500	T_{MDS}	---	150	200	ns
RDY, S.O. Setup Time	T_{RDY}	100	---	---	ns
SYNC Setup Time from SY6500	T_{SYNC}	---	---	350	ns
Address Hold Time	T_{HA}	30	60	---	ns
R/W Hold Time	T_{HRW}	30	60	---	ns

2 MHz TIMING

CLOCK TIMING — SY6512, 13, 14, 15, 16

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Cycle Time	T_{CYC}	500	---	---	nsec
Clock Pulse Width (Measured at $V_{CC} = 0.2V$)	$PWH_{\phi 1}$	215	---	---	nsec
	$PWH_{\phi 2}$	235	---	---	nsec
Fall Time (Measured from 0.2V to $V_{CC} = 0.2V$)	T_F	---	---	12	nsec
Delay Time between Clocks (Measured at 0.2V)	T_D	0	---	---	nsec

CLOCK TIMING — SY6502, 03, 04, 05, 06

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Cycle Time	T_{CYC}	500	---	---	ns
ϕ_0 (IN) Pulse Width (measured at 1.5V)	PWH_{ϕ_0}	240	---	260	ns
ϕ_0 (IN) Rise, Fall Time	TR_{ϕ_0}, TF_{ϕ_0}	---	---	10	ns
Delay Time between Clocks (measured at 1.5V)	T_D	5	---	---	ns
ϕ_1 (OUT) Pulse Width (measured at 1.5V)	PWH_{ϕ_1}	$PWH_{\phi_{OL}-20}$	---	$PWH_{\phi_{OL}}$	ns
ϕ_2 (OUT) Pulse Width (measured at 1.5V)	PWH_{ϕ_2}	$PWH_{\phi_{OH}-40}$	---	$PWH_{\phi_{OH}-10}$	ns
ϕ_1 (OUT), ϕ_2 (OUT) Rise, Fall Time (measured .8V to 2.0 V) + 1 TTL)	T_R, T_F	---	---	25	ns

READ/WRITE TIMING

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
Read/Write Setup Time from SY6500 A	T_{RWS}	---	100	150	ns
Address Setup Time from SY6500 A	T_{ADS}	---	100	150	ns
Memory Read Access Time	T_{ACC}	---	---	300	ns
Data Stability Time Period	T_{DSU}	50	---	---	ns
Data Hold Time ~ Read	T_{HR}	10	---	---	ns
Data Hold Time ~ Write	T_{HW}	30	60	---	ns
Data Setup Time from SY6500 A	T_{MDS}	---	75	100	ns
RDY, S.O. Setup Time	T_{RDY}	50	---	---	ns
SYNC Setup Time from SY6500 A	T_{SYNC}	---	---	175	ns
Address Hold Time	T_{HA}	30	60	---	ns
R/W Hold Time	T_{HRW}	30	60	---	ns