

MC68A09E (1.5 MHz) MC68B09E

8-BIT MICROPROCESSING UNIT

The MC6809E is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the M6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809E has the most complete set of addressing modes available on any 8-bit microprocessor today.

The MC6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems or other MPUs.

MC6800 COMPATIBLE

- Hardware Interfaces with All M6800 Peripherals
 Software Upward Source Code Compatible Instruction Set and Addressing Modes

ARCHITECTURAL FEATURES

- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit
- Direct Page Register Allows Direct Addressing Throughout Memory

HARDWARE FEATURES


- External Clock Inputs, E and Q, Allow Synchronization
- TSC Input Controls Internal Bus Buffers
- LIC Indicates Opcode Fetch
- AVMA Allows Efficient Use of Common Resources in A Multiprocessor System
- BUSY is a Status Line for Multiprocessing
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Inhibited After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories

SOFTWARE FEATURES

- 10 Addressing Modes
 - M6800 Upward Compatible Addressing Modes
 - Direct Addressing Anywhere in Memory Map
 - Long Relative Branches
- Program Counter Relative
- True Indirect Addressing Expanded Indexed Addressing:
 - 0, 5, 8, or 16-bit Constant Offsets
 - 8, or 16-bit Accumulator Offsets
 - Auto-Increment/Decrement by 1 or 2
- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
 Load Effective Address

HMOS (HIGH-DENSITY N-CHANNEL, SILICON-GATE)

8-BIT MICROPROCESSING UNIT



VSSE	1.	40 THALT
NMID		39 TTSC
TROP	3	38 DLIC
FIROD	4	37 DRESET
BSE	5	36 DAVMA
BAL	6	35 00
VccI	7	34]€
ADE	8	33 BUSY
AID	9	32 1R/W
A2	10	31 200
A3 C	11	30 101
A4 [12	29 702
A5	13	28 703
A6C	14	27 704
A7 [15	26 DD5
A8 [16	25 006
A9 [17	24 307
A10	18	23 DA15
ATT	19	22 DA14
A12	20	21 DA13

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	Vin	-0.3 to +7.0	V
Operating Temperature Range MC6809E, MC68A09E, MC68B09E	TA	T _L to T _H 0 to +70	°C
Storage Temperature Range	Tstg	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

(1)

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance			-
Ceramic		50	
Cerdip	0 JA	60	°C/W
Plastic	- JA	100	2700

POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

$$TJ = TA + (PD \cdot \theta JA)$$

Where:

TA = Ambient Temperature, °C

BJA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT ■ICC × VCC, Watts — Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

Solving equations 1 and 2 for K gives:

$$K = PD \cdot (T_A + 273 \cdot C) + \theta JA \cdot PD^2$$
(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V ± 5%, V_{SS} = 0, T_A = T_L to T_H unless otherwise noted.


Characteri	stic	Symbol	Min	Typ	Max	Uni
Input High Voltage	Logic, Q, RESET E	VIH VIHR VIHC	VSS + 2.0 VSS + 4.0 VCC - 0.75	-	VCC VCC VCC+0.3	V
Input Low Voltage	Logic, Q. RESET E	VILC	VSS - 0.3 VSS - 0.3	2	VSS + 0.8 VSS + 0.4	V
input Leakage Current (V _{ID} = 0 to 5.25 V, V _{CC} = max)	Logic, Q. RESET E	lin	-	-	2.5	μА
DC Output High Voltage (ILoad = -206 µA, VCC = min) (ILoad = -145 µA, VCC = min) (ILoad = -100 µA, VCC = min)	D0-D7 A0-A15, R/W BA, BS, LIC, AVMA, BUSY	Voн	VSS + 2.4 VSS + 2.4 VSS + 2.4	1.1.1	-	٧
DC Output Low Voltage ULoad = 2.0 mA, VCC = min)		VOL	- 25	-	Vss + 0.5	V
Internal Power Dissipation (Measured at TA	= T ₁ in Steady State Operation)	PINT		-	1.0	W
$(V_{in} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$ D0-D7, Logic Inputs, Q, RESE E		Cin	-	10 30	15 50	pF
	AO-A15, R/W BA, BS LIC. AVMA, BUSY	Cout	-	10	15	pF
Frequency of Operation (E and Q Inputs)	MC6809E MC68A09E MC68B09E	t	0.1 0.1 0.1		1.0 1.5 2.0	МН
rive-State (Off State) Input Current (V _{in} = 0.4 to 2.4 V, V _{CC} = max)	D0-D7 A0-A15, R/W	ITSI	3- 3-	2.0	10	μА

^{*}Capacitances are periodically tested rather than 100% tested.

BUS TIMING CHARACTERISTICS (See Notes 1, 2, 3, and 4)

Ident.	AND AND DE ANALYSIS		MCE	8809E	MC68	68A09E MC68809E		Uni		
Number	Characteristics	Symbol	Min	Max	Min Max		Min	Max	Unit	
1	Cycle Time	Toyo	10	10	0.667	10	0.5	10	μ5	
2	Pulse Width, E Low	PWEL	450	9500	295	9500	210	9500	ns	
3	Pulse Width, E High	PWEH	450	9500	280	9500	220	9500	ris	
4	Clock Rise and Fall Time	tr. tr	72	25	-	25	-	20	77.5	
5	Pulse Width, D High	PWQH	450	9500	280	9500	220	9500	ni:	
7	Delay Time, E to Q Rise	1EQ1	200	-	130.	TE	100	11-11	-03	
7A	Delay Time, Q High to E Rise	1EQ2	200	-	130	1	100		(9)	
78	Delay Time, E High to Q Fall	teQ3	200	-	130	-	100	-	n	
7C	Delay Time, Q High to E Fall	fEQ4	200	-	130	-	100	-	n	
9	Address Hold Time	1AH	20	-	20		20	-	n	
11	Address Delay Time from E Low IBA, BS, R/WI	IAD	-	500	-	140	-	110	-0	
17	Read Data Setup Time	IDSR	80	-	60	-	40	-	-0	
18	Read Data Hold Time	1DHR	10	-	10	-	10		n	
20	Data Delay Time from Q	IDDQ	-	200	-	140	-	1.10		
21	Write Data Hold Time	TOHW	30	-	30	-	30	-	-7	
29	Usable Access Time	LACC	695	-	440	-	330	-	T	
	Control Delay Time (Figure 2)	ICD	-	300	-	250	-	200	D	
	Interrupts, HALT, RESET, and TSC Setup Time (Figures 7, 8, 9, 10, 13, and 14)	IPCS	200	Ī	140	-	110		0	
	TSC Drive to Valid Logic Level (Figure 14)	ITSV	-	210	-	150	-	120	T	
	TSC Release MOS Buffers to High Impedance (Figure 14)	TTSR	-	200	-	140	16	110		
	TSC Three-State Delay Time (Figure 14)	1TSC	-	120	-	85	-	80	1	
	Processor Control Rise and Fall Time (Figure 8)	tPCt-	-	100	-	100	-	100	r	

FIGURE 2 - READ/WRITE DATA TO MEMORY OR PERIPHERALS



NOTES:
1 Voltage levels shown are V_L ≤ 0.4 V, V_{IH} ≥ 2.4 V, unless otherwise specified. 3 Hold time (③) I for BA and BS is not specified.
2 Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified. 4 Usable access time is computed by 1-4-11 max -17.





FIGURE 3 - MC6809E EXPANDED BLOCK DIAGRAM

FIGURE 4 - BUS TIMING TEST LOAD



C = 30 pF for BA, BS, LIC, AVMA, BUSY 130 pF for D0-D7 90 pF for A0-A15, R/W

R=11.7 k Ω for D0-D7 16.5 k Ω for A0-A15, R/ \overline{W} 24 k Ω for BA, BS LIC, AVMA, BUSY

PROGRAMMING MODEL

As shown in Figure 5, the MC6809E adds three registers to the set available in the MC6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

ACCUMULATORS (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D Register, and is formed with the A Register as the most significant byte.

DIRECT PAGE REGISTER (DP)

The Direct Page Register of the MC6809E serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure M6800 compatibility, all bits of this register are cleared during Processor Reset.

K - Index Register Y - Index Register Pointer Registers U - User Stack Pointer S - Hardware Stack Pointer Program Counter PC Accumulators B A D Direct Page Register DP CC - Condition Code Register INZ C

FIGURE 5 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT

INDEX REGISTERS (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modifed by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer register (X, Y, U, S) may be used as index registers.

STACK POINTER (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. The U-register is frequently used as a stack marker. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the MC6809E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

NOTE

The stack pointers of the MC6809E point to the top of the stack, in contrast to the MC6800 stack pointer, which pointed to the next free location on stack.


PROGRAM COUNTER

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

CONDITION CODE REGISTER

The Condition Code Register defines the state of the processor at any given time. See Figure 6.

FIGURE 6 - CONDITION CODE REGISTER FORMAT



CONDITION CODE REGISTER DESCRIPTION

BIT O (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

BIT 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

BIT 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

BIT 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

BIT 4 (1

Bit 4 is the IRQ mask bit. The processor will not recognize interrupts from the IRQ line if this bit is set to a one. NMI, FIRQ, IRQ, RESET, and SWI all set I to a one; SWI2 and SWI3 do not affect I.

BIT 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

BIT 6 (F)

Bit 6 is the FIRQ mask bit. The processor will not recognize interrupts from the FIRQ line if this bit is a one. NMI, FIRQ, SWI, and RESET all set F to a one. IRQ, SWI2 and SWI3 do not affect F.

BIT 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTII) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

PIN DESCRIPTIONS

POWER (VSS, VCC)

Two pins are used to supply power to the part. VSS is ground or 0 volts, while VCC is $\pm 5.0~\mathrm{V} \pm 5\%$.

ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF16. $R/\overline{W}=1$, and BS=0; this is a "dummy access" or \overline{VMA} cycle. All address bus drivers are made high-impedance when output Bus Available (BA) is high or when TSC is asserted. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF.

DATA BUS (DO-D7)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF.

READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is high or when TSC is asserted.

RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The

Reset vectors are fetched from locations FFFE16 and FFFF16 (Table 1) when Interrupt Acknowledge is Irue, (BA * BS = 1). During initial power-on, the Reset line should be held low until the clock input signals are fully operational.

Because the MC6809E Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor

HALT

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the Halt state. While halted, the MPU will not respond to external real-time requests (FIRQ), IRQ) although NMI or RESET will be latched for later response. During the Halt state Q and E should continue to run normally. A halted state (BA*BS=1) can be achieved by pulling HALT low while RESET is still low. See Figure 8.

BUS AVAILABLE, BUS STATUS (BA, BS)

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes low, a dead cycle will elapse before the MPU acquites the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.

The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of QI)


State MPU State Defin	ition
BS	
0 Normal (Running)	
1 Interrupt or RESET Acknow	wiedge
G SYNC Acknowledge	
1 HALT Acknowledge	

Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch (RESET, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.


TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

Memory Vector L	Map For ocations	Interrupt Vector Description
MS	LS	Dascription
FFE	FFFF	RESET
FFFC	FFFD	NMI
FFFA	FFF8	SWI
FFF8	FFF9	IRO
FFF6	FFF7	FIRO
FFF4	FFF5	SW12
FFF2	FFF3	SWI3
FFFO	FFF1	Reserved





NOTE. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted



NOTE. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Helt/Acknowledge is indicated when the MC6809E is in a Halt condition.

NON MASKABLE INTERRUPT (NMI)*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than FIRQ, IRQ or software interrupts. During recognition of an NMI, the entire machine state is saved on the hardware stack. After reset, an NMI will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of NMI low must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

FAST-INTERRUPT REQUEST (FIRQ)*

A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt Request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

INTERRUPT REQUEST (IRQ)*

A low level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since \overline{RQ} stacks the entire machine state it provides a slower response to interrupts than \overline{FIRQ} . \overline{IRQ} also has a lower priority than \overline{FIRQ} . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

CLOCK INPUTS E, Q

E and Q are the clock signals required by the MC6809E, Q must lead E, that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, tAD after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires a high level above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Timing and waveforms for E and Q are shown in Figure 2 while Figure 11 shows a simple clock generator for the MC6809E.

BUSY

Busy will be high for the read and modify cycles of a readmodify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). Busy is also high during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect etc.).

In a multi-processor system, busy indicates the need to

defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

Busy does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 12. Timing information is given in Figure 13. Busy is valid top after the rising edge of Q.

AVMA

AVMA is the Advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is LOW when the MPU is in either a HALT or SYNC state. AVMA is valid ICD after the rising edge of Q.

LIC

LIC (Last Instruction Cycle) is HIGH during the last cycle of every instruction, and its transition from HIGH to LOW will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be HIGH when the MPU is Halted at the end of an instruction, (i.e., not in CWAI or RESET) in SYNC state or while stacking during interrupts. LIC is valid top after the rising edge of Q.

TSC


TSC (Three-State Control) will cause MOS address, data, and R/W buffers to assume a high-impedance state. The control signals IBA, BS, BUSY, AVMA and LICI will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is low, TSC controls the address buffers and R/W directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 14.

MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RESET and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt or HALT input can also after the normal execution of instructions. Figure 15 is the flow chart for the MC6809E


^{*}NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain low until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain low for one cycle. No interrupts are recognized or latched between the falling edge of RESET and the rising edge of BS indicating RESET acknowledge. See RESET sequence in the MPU flowchart in Figure 15.



*E clock shown for reference only.

NOTE. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.





*E clock shown for reference only.

NOTE. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

MRDY

STRETCH







FIGURE 11 - MC6809E CLOCK GENERATOR


FIGURE 12 - READ-MODIFY-WRITE INSTRUCTION EXAMPLE (ASL EXTENDED INDIRECT)







NOTE: Data will be asserted by the MPU only during the interval while R/W is low and IE or Q) is high.
A composite bus cycle is shown to give most cases of timing.
Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unitess otherwise noted.



ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809E has the most complete set of addressing modes available on any microcomputer today. For example, the MC6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the MC6809E:

Inherent (Includes Accumulator)

Immediate

Extended

Extended Indirect

Direct

Register

Indexed

Zero-Offset

Constant Offset

Accumulator Offset

Auto Increment/Decrement

Indexed Indirect

Relative

Short/Long Relative Branching

Program Counter Relative Addressing

INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Inherent Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

IMMEDIATE ADDRESSING

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The MC6809E uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

LDA #\$20

LDX #\$F000

LDY #CAT

NOTE: # signifies Immediate addressing, \$ signifies hexadecimal value to the MC6809 assembler.

EXTENDED ADDRESSING

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include.

LDA CAT

STX MOUSE

LDD \$2000

EXTENDED INDIRECT

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed Instruction contain the address of the data.

LDA [CAT]

LDX [\$FFFE]

STU (DOG)

DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the MC6809E is upward compatible with direct addressing on the M6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA where DP = \$00

LDB where DP = \$10

LDD <CAT

NOTE: < is an assembler directive which forces direct addressing.

REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X, Y Transfers X Into Y

EXG A, B Exchanges A with B

PSHS A, B, X, Y Push Y, X, B and A onto S

stack

PULU X, Y, D Pull D, X, and Y from U stack

INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

FIGURE 16 - INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

F			ost-6	lyte i	Regis	ter Bi	Indexed		
1	7	6	5	4	3	2	1	0	Addressing Mode
1	0	я	R	d	d	d	d	d	EA = .A + 5 Bit Offset
1	4	R	R	0	0	0	0	0	,R+
1	1	R	R		0	0	0	1	R++
1	1	B	R	0	0	0	1	0	, - R
T	1	R	R	4	0	0	1	. 1	/ R
1	1	R	R.	F	0	1	0	0	EA = R +0 Offset
1	1	R	R	1	0	1	0	- 1	EA = R + ACCE Offset
1	1	R	R	16	0	1	1	0	EA = ,R + ACCA Offset
1	1	R	R	- 1	1	0	0	0	EA = ,R +8 Bit Offset
1	-1	R	R		1	0	0	1	EA = .R + 16 Bit Offset
1	1	R	R	1	1	0	1	1	EA = R + D Offset
1	1	×	×	-	1	1	0	0	EA = PC +8 Bit Offset
	1	×	×	1	-1	1	0	1	EA = ,PC + 16 Bit Offset
	1	R	B	1	1	1	1	1	EA = [,Address]
		•		I					Addressing Mode Field Indirect Field (Sign bit when by = 0)
									Register Field: RR 00 = X 01 = Y 10 = U

x = Don't Care
d = Offset Bit
D = Not Indirect
t = Indirect

Zero-Offset Indexed — In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD 0, X LDA ,S

Constant Offset Indexed — In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5 -bit (- 16 to + 15) 8 -bit (- 128 to + 127) 16-bit (- 32768 to + 32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23,X LDX -2,S LDY 300,X LDU CAT,Y

TABLE 2 - INDEXED ADDRESSING MODE

		No	n Indirect				Indirect		
Type	Forms	Assembler	Postbyte OP Code	+	+	Assembler Form	Postbyte OP Code	+~	+
Constant Offset From R	No Offset	, A	1RR00100	0	0	LBI	1RR10100	3	0
2's Complement Offsets)	5 Bit Offset	n, R	ORRannan	1	0	defaults	to 8-bit	_	_
	8 Bit Offset	n, R	18801000	1	1	(n, R)	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offser From R	A Register Offset	A, R	1RR00110	1	0	[A, R]	18810110	4	0
(2's Complement Offsets)	B Register Offset	B, R	1RR00101	1	0	[B, R]	18810101	4	0
is a sum plantatil a haciar	D Register Offset	D, R	18R01011	4	0	[D, R]	18R11011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0	not allowed			
	Increment By 2	,R++	1RR00001	3	0	(,R++)	1RR10001	6	0
	Decrement By 1	,-R	18800010	2	0	not allowed			
	Decrement By 2	,B	1RR00011	3	0	[,A]	1RR10011	6	0
Constant Offset From PC	8 Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
(2's Complement Offsets)	16 Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended indirect	16 Bit Address		100000	-	-	Inl	10011111	5	2

R = X, Y, U or S RR x = Don't Care 00 = X 01 = Y 10 = U 11 = S 11 = S

and indicate the number of additional cycles and bytes respectively for the particular indexing variation

Accumulator-Offset Indexed — This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA B,Y LOX D,Y LEAX B,X

Auto Increment/Decrement Indexed — In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+ STD ,Y++ LDB ,-Y LDX --S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0,X++ (X initialized to 0)

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs.

0—temp calculate the EA, temp is a holding register X + 2—X perform autoincrement

X-(temp) do store operation

INDEXED INDIRECT

All of the indexing modes with the exception of auto increment/decrement by one, or a \pm 5-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index Register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index Register and an offset.

Before Execution A = XX (don't care) X = \$F000

\$0100	LDA [\$10,X]	EA is now \$F010
30100	LDW [310,N]	EA IS NOW SHOU
\$F010	\$F1	\$F150 is now the
\$F011	\$50	new EA
\$F150	SAA	
	After Execution	
	A = \$AA (Actual	Data Loaded)
	X = 55000	

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are.

LDA	[,X]
LDD	[10,5]
LDA	[B,Y]
LDD	[.X + +]

RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address interpreted modulo 216. Some examples of relative addressing are:

BEQ	CAT	Ishorti
BGT	DOG	(short)
LBEQ	RAT	(long)
LBGT	RABBIT	(long)
NOP		
NOP		
	BGT LBEQ LBGT • • • NOP	BGT DOG LBEQ RAT LBGT RABBIT

PROGRAM COUNTER RELATIVE

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA (CAT, PCRI LDU (DOG, PCRI

MC8809E INSTRUCTION SET

The instruction set of the MC6809E is similar to that of the MC6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.


Some of the new instructions are described in detail below.

PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown below.



TFR/EXG

Within the MC6809E, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. These are denoted as follows:

TRANSFER/EXCHANGE POST BYTE

50	USCE	DESTINATI	NO
F	EGISTE	A FIELD	
0000	DIAB	1000	A
0001	x	1001	В
0010	7	1010	CCR
0011	W.	1011	DPR
0100	\$		
0101	mir.		

NOTE: All other combinations are undefined and INVALID

LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:

LEAX MSG1, PCR
LBSR PDATA (Print message routine)

*
FCC 'MESSAGE'

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE' By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows: LEAa, b+ (any of the 16-bit pointer registers X, Y, U

or S may be substituted for a and b.)

1 b—temp (calculate the EA)

2 b+1-b (modify b, postincrement) 3 temp-a (load a)

LEAa . - b

1. b-1-temp (calculate EA with predecrement)

2 b-1-b (modify b, predecrement)

3 temp-a (load a)

TABLE 3 - LEA EXAMPLES

Instruction	Operation	Comment
LEAX 10, X	X + 10 - X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 - X	Adds 16-bit constant 500 to X
LEAY A.Y	Y + A - Y	Adds 8-bit A accumulator to Y
LEAY D.Y	Y+0 -Y	Adds 16-bit D accumulator to Y
LEAU - 10, U	U - 10 - U	Subtracts 10 from U
LEAS - 10, S	S-10 -S	Used to reserve area on stack
LEAS 10, S	S + 10 - S	Used to 'clean up' stack
LEAX 5, S	S+5 -X	Transfers as well as adds

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX .X+ does not change X, however LEAX .- X does decrement X, LEAX 1,X should be used to increment X by one.

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multipleprecision multiplications.

Long And Short Relative Branches

The MC6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (For I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (For I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 17 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this MC6809E, and are prioritized in the following order: SWI, SWI2, SWI3

16-Bit Operation

The MC6809E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the MC6809E Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. VMA is an indication of FFFF16 on the ad-

dress bus, $R/\overline{W}=1$ and BS=0. The following examples illustrate the use of the chart; see Figure 18.

Exemple 1: LBSR (Branch Taken)
Before Execution SP = F000

\$8000		LBSR	CAT
\$A000	CAT		

CYCLE-BY-CYCLE FLOW

		I STATE IN		
Cycle #	Address	Data	R/W	Description
1	8000	17	1	Opcode Fetch
2	3001	20	1	Offset High Byte
3	3002	00	1	Offset Low Byte
4	FFFF		1	VMA Cycle
	FFFF		1	VMA Cycle
	4000	*	1	Computed Branch Address
	FFFF		1	VMA Cycle
	EFFF	80	0	Stack High Order Byte of
				Return Address
9	EFFE	03	0	Stack Low Order Byte of Return Address
	1 2 3 4 5 6 7 8	1 8000 2 8001 3 8002 4 FFFF 6 A000 7 FFFF 8 EFFF	1 8000 17 2 8001 20 3 8002 00 4 FFFF * 5 FFFF * 6 A000 * 7 FFFF * 8 EFFF 80	1 8000 17 1 2 8001 20 1 3 8002 00 1 4 FFFF 1 5 FFFF 1 6 A000 1 1 7 FFFF 1 8 EFFF 80 0

Example 2: DEC (Extended)

\$8000	DEC	\$A000
\$A000	FCB	\$80

CYCLE-BY-CYCLE FLOW

	-	I CATE OF		and a manage
Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode Fetch
2	8001	AO	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF		1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF		1	VMA Cycle
7	A000	7F	0	Store the Decremented Data

^{*}The data bus has the data at that particular address

MC6809E INSTRUCTION SET TABLES

The instructions of the MC6809E have been broken down into five different categories. They are as follows:


B-Bit operation (Table 4)
16-Bit operation (Table 5)
Index register/stack pointer instructions (Table 6)
Relative branches (long or short) (Table 7)
Miscellaneous instructions (Table 8)

Hexadecimal values for the instructions are given in Table 9.

PROGRAMMING AID

Figure 1B contains a compilation of data that will assist you in programming the MC6809E.







Notes: 1. If the associated mask bit is set when the interrupt is requested, LIC will go low and this cycle will be an instruction fetch from address location PC+1. However, if the interrupt is accepted (NM) or an unmasked FIRO or IRO) LIC will remain high and interrupt processing will start with this cycle as (m) on Figures 9 and 10 linterrupt Timing).

2. If mask bits are clear, IRO and FIRO must be held low for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.

NOTE. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.



4-318



1 Stack (W) refers to the following sequence: SP—SP—1, then ADDR—SP with R/W = 0.

Stack (R) refers to the following sequence: ADDR—SP with R/W = 1, then SP—SP + 1.

Stack (R) refers to the following sequence: ADDR—SP with R/W = 1, then SP + 5P + 1.

Stack (R) refers to the following sequence: ADDR—SP with R/W = 1, then SP + 5P + 1.

2 Vector refers to the address of an interrupt or reset vector (see Table 1).

3 The number of stack accesses will vary according to the number of bytes saved.

4 VMA cycles will occur until an interrupt occurs.

ADDR-ADDR+1 (W) FIGURE 19(b) — OPERATIONS: ADDRESS BUS CYCLE-BY-CYCLE PERFORMANCE STS STU STU STX STACK IWI STACK IWI VMA JSR ADDR-ADDR+1 VMA CMPD CMPD CMPU CMPV CMPY CMPY CMPY To Figure 18 From Figure 18 VMA VMA, BUSY-1 ADDR-ADDR+1, BUSY-0 TST ASH CLR COM COM DEC INC LSH LSH LSH ROL ROL ADDR-ADDR+1 Non-Inherents ANDCC LDV LDV LDV LDV

NOTES

1. Stack (W) refers to the following sequence: SP—SP—1, then ADDR—SP with R/W=0

5.ack (R) refers to the following sequence; ADDR—SP with R/W=1, then SP—SP+1

5.ack (R) refers to the dollowing sequence; ADDR—SP with R/W=1, then SP—SP+1

5.ack (R) refers to the dollowing sequence; ADDR—SP with R/W=1, then SP—SP+1

5.ack (R) refers to the address of an interrupt or reset vector (see Table 1).

7. Vector refers to the address of an interrupt or reset vector (see Table 1).

8. The number of stack accesses will vary according to the number of bytes saved.

9. VMA cycles will occur until an interrupt occurs.

TABLE 4 - 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonic(s)	Operation
ADCA ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, OP)
INC. INCA. INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply IA × B - D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

NOTE: A. B., CC or DP may be pushed to loulled from leither stack with PSHS, PSHU (PULS, PULU) instructions

TABLE 5 - 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonic(s)	Operation	
ADDD	Add memory to D accumulator	
CMPD	Compare memory from D accumulator	
EXG D. R	Exchange D with X. Y. S. U or PC	
LOD	Load D accumulator from memory	
SEX	Sign Extend B accumulator into A accumulator	
STD	Store D accumulator to memory	
SUBD	Subtract memory from D accumulator	
TFR D, R	Transfer D to X, Y, S, U or PC	
TFR R. D	Transfer X, Y, S, U or PC to D	

NOTE D may be pushed (pulled) to either stack with PSHS, PSHU (PULS PULU) instructions.

TABLE 6 - INDEX REGISTER/STACK POINTER INSTRUCTIONS

Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D. X. Y. S. U or PC with D. X. Y. S. U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX LEAY	Load effective address into index register
LDS LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A. B. CC, DP, D. X. Y. U. or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A. B. CC. DP. D. X. Y. S or PC from hardware stack
STS, STU	Store stack pointer to memory
STX. STY	Store index register to memory
TER R1. R2	Transfer D. X. Y. S. U or PC to D. X. Y. S. U or PC
ABX	Add 8 accumulator to X (unsigned)

TABLE 7 - BRANCH INSTRUCTIONS

	TABLE 7 - BRANCH INSTRUCTIONS	
Instruction	Description	
	SIMPLE BRANCHES	
BEQ. LBEQ.	Branch if equal	
BNE, LBNE	Branch if not equal	
BMI. LBMI	Branch if minus	
BPL LBPL	Branch if plus	
BCS, LBCS	Branch if carry set	
BCC, LBCC	Branch if carry clear	
BVS, LBVS	Branch if overflow set	
BVC, LBVC	Branch if overflow clear	
P COLUMN	SIGNED BRANCHES	
BGT, LBGT	Branch if greater (signed)	
BVS LBVS	Branch if invalid 2's complement result	
BGE, LBGE	Branch if greater than or equal (signed)	
BEQ, LBEQ	Branch if equal	
BNE, LBNE	Branch if not equal	
BLE LBLE	Branch if less than or equal (signed)	
BVC LBVC	Branch if valid 2's complement result	
BLT. LBLT	Branch if less than (signed)	
8.4(1)(3.4)	UNSIGNED BRANCHES	
BHI, LBHI	Branch if higher (unsigned)	
BCC, LBCC	Branch if higher or same (unsigned)	
BHS, LBHS	Branch if higher or same funsigned)	
BEQ. LBEQ	Branch if equal	
BNE. LBNE	Branch if not equal	
BLS. LBLS	Branch if lower or same (unsigned)	
BCS, LBCS	Branch if lower lunsigned!	
BLO LBLO	Branch if lower (unsigned)	
	OTHER BRANCHES	
BSR, LBSR	Branch to subroutine	
BRA, LBRA	Branch always	
BRN LBRN	Branch never	

TABLE 8 - MISCELLANEOUS INSTRUCTIONS

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrup
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
ATI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES

							Mode	-		OP	Mnem	Mode	-	1
OP	Mnem	Mode	-	,	OP	Mnem	Indexed	4+	2+	60	NEG	Indexed	6+	2+
00	NEG	Direct	6	2	30	LEAX	Moexed	4+	2+	61				
01		4			31	LEAY	T	4+	2+	62	*			
02					32	LEAS	Indexed	4+	2+	63	COM		6+	2+
03	COM		6	2	33	LEAU	Innerent	5+	2	64	LSR		6+	2+
04	LSR		6	2	34	PSHS	merent	5+	2	65				
05					35	PULS	T	5+	2	66	ROR		6+	2+
06	ROR		6	2	36	PSHU		5+	2	67	ASR		6+	2+
07	ASR		6	2	37	PULU		7.7	-	68	ASL, LSL		6+	2+
80	ASL LSL		6	2	38			5	7	69	HOL		6+	2+
09	ROL		6	2	39	RTS		3	Y	6A	DEC		6+	2+
OA	DEC		6	2	3A	ABX		6/15		68				
OB	*				38	HTI		≥ 20		6C	INC		6+	2+
OC	INC		6	2	3C	CWA	4		1	6D	TST		6+	2+
OD-	TST		6	2	30	MUL		11		68	JMP	*	3+	2+
	JMP	1	3	2	3E		*	175	1	6F	CLR	Indexed	6+	2+
02		Direct	6	2	3F	SWI	Inherent	19	3	OF.	CEN	W. Marchine .		
OF	CLR	Diloci		-						70	NEG	Extended	7	3
1.0			-	_	40	NEGA	Inherent	2	1	70	NEG	A		
10	Page 2			=	41		A			71		T		
11	Page 3	inherent	2	1	42	•				72			7	3
12	NOP	Inherent		1	43	COMA		2	1	73	COM		7	3
13	SYNC	merem	24		44	LSRA		2	1	74	LSA	- 1	,	
14					45					75			7	3
15		Datatura	5	3	46	RORA		2	1	75	ROR		7	3
16	LBRA	Relative		3	47	ASRA		2	1	77	ASR		7	3
17	LBSR	Relative	3	3	48	ASLA, LSLA		2	1	718	ASL, LSL		7	3
18		WINDS AND	-	*	49	ROLA		2	1	79	ROL		7	3
19	DAA	Inherent		2	4A	DECA		2	7	7A	DEC		1	9
14	ORCC	Immed	3	2	48					7B			4	3
18					4C	INCA		2	1	7C	INC		7	3
10	ANDCC	Immed	3	2	4D	TSTA		2	1	70	TST			3
10	SEX	inneren		1	4E	+				7E	TWb		4	3
16	EXG	•	8	2	4F	CLRA	innerer	nt 2	1	7F	CLR	Extende	d 7	3
16	TFR	Inheren	1 5	2	41	orne.							5	2
					50	NEGB	Inherer	nt 2	1	80	SUBA	Immed		2
20	BRA	Relative		2	51	, inche	A			81	CMPA	1	2	2
21	BRN	A	3	2						82				
22	8H)		3	2	52 53	сомв		2	T	83			4	3
23	BLS		3	2		LSAB		2	1	84	ANDA		2	2
24	BHS. BCC		3	2	54	LSHB				85	BITA		2	2
25	BLO, BCS		3	2	55			2	+	86	LDA		2	2
26	BNE		3	2	56	RORB		2	1	87				1/2
27	BEQ		3	2	57	ASRB		2	1	88	Ten College (a)		2	
28	BVC		3	2	58	ASLB, LSLB		2	1	89			2	
29	BVS		3	2	59	ROLB		2	1	8/	The second second		2	
ZA	BPL		3	2	5A			4		81	Name of the last o	*	2	
28	BMI		3	2	58			2		8		Imme	d 4	
2C	BGE		3	2	50			2	4	- 52		Relati	/e 7	
20	BLT		3	2	50			2	,	8		Imme		3
2E	BGT	1	3	2	56		¥			- 2				
2F	BLE	Helan		2	5F	CLRB	Innen	ent 2	1	9				

LEGEND

- Number of MPU cycles liess possible push pull of indexed mode cycles!

Number of program bytes

* Denotes unused opcode




FIGURE 20 - PROGRAMMING AID

		11					Ad		_	Aodes					_			1		1		1
		lm	medi	ate		Direct	_	_	dexe	_	-	tend			here	_	D	5			1	+
Instruction	Forms	Op	-		Op	-	1	Op	-	-	Op	-	1	Op	-	1	Description	-	N	-	+	-
ABX														3A	3	1	B + X - X (Unsigned)		-			1
ADC	ADCA	89	2	2	99	4	2	A.9	4+	2+	89	5	3				A+M+C-A B+M+C-B	1		1	1	
	ADCB	C9	2	2	09	4	2	E9	4+	2+	F9	5	3			-	A+M-A	- 1	+	1	1	+
ADD	ADDA	88	2	2	98	4	2	AB	4+	2+	BB FB	5 5	3				B+M-B	1	1	1	1	
	ADDB	CB	2	2	DB	4	2	E8	6+	2+	F3	7	3				D+MM+1-D		1	1	1	
	ADDD	C3	4	3	D3	6	2	Δ4	4 +	2+	84	5	3			-	A A M-A		1	i	0	ц.
AND	ANDA	84	2 2	2	94	4	2	E4	4+	2+	F4	5	3				B A M-8		i	i	0	
	ANDGC	10	3	2	Da	-	-	-	1				- 1			44	CC A IMM-CC			1		1
ASL	ASLA	-	-								11			48	2	1	A)O CITTURE	8	1	1	1	1
	ASLB										-	-5	5	58	2	1	B 1 0	8	1	1	1	
	ASL				08	6	2	68	6+	2+	78	7	3	47		-	0 07 00	8	+	1	1	4
ASA	ASRA									10				47 57	2 2	1	â) GITTITI-I	8		1	:	- 1
	ASAB				07	6	2	67	6+	2+	77	7	3	21	-		MI PI	8		1	1.	
	ASR	ne	-	2	95	4	2	A5	4+	2+	85	5	3				Bit Test A (M A A)		+	1	0	4
BIT	BITA	85 C5	2	2	D5	4	2	E5	4 -	2+	F5	5	3			T,	Bit Test B (M A B)		li	1	0	
CLA	CLRA	-												4F	2	1	D-A		0	1	0	7
ELN.	CLAB										.40	20		5F	2	1	D-8		0	1	0	
	CLA				OF.	6	2	6F	6+	2+	7F	7	3				D-M		0	1	0	1
CMP	CMPA	81	2	2	91	a	2	AT	4+	2+	81	5	3				Compare M from A	8	1	1	1	т.
DVCY2	CMPB	C1	2	2	01	4	2	El	4 -	2+	F1	5	3				Compare M from 8	8	1	1	!	ı
	CMPD	10	(1)	4	93	7	3	10 A3	7+	3+	10 B3	8	4				Compare M: M + 1 from D		1	1	1	1
	CMPS	83	5	4	11	7	3	11	7+	3+	11	8	4				Compare M M + 1 from S		1	1		l
	CIMP 3	BC.	4.	-	90			AC	0		BC	1	20				Source Mile 7 / Moores			1		١
	CMPLL	11	5	4	11	7	3	11.	7+	3+	11	8	4	110			Compare M.M + 1 Irom U		1	1	1	ı
		83			93			Д3	1		В3											l
	CMPX	8C	4	3	90	6	2	AC	5 =	2+	BC	7 8	3				Compare M M + 1 from X	:	1	1	1	ı
	CMPY	10 8C	5	4	10 9C	3	3	10 AC	7+	3+	10 BC	8	4	al II			Compare M M + 1 from Y		t	1	1	ı
0014	COMA	ac.			90	-		HU			13.6			43	2	1	A-A		1	1	0	+
COM	COMB				1				1					53	2		3-8		i	i	o	ı
	COM		300		03	6	2	63	6+	2+	73	7	3				₩-M		1	1	0	
CWA		3C	≥20	2					10								CC A IMM-CC Wait for Interrupt			10		Г
DAA													-	19	2	-1	Decimal Adjust A		1	1	0	T
DEC	DECA													4A	2	1	A-1-A		1	.1	1	T
	DECB				8821			100						5A	2	1	8-1-8		1	3	+	ľ
	DEC				OA	6	2	5A	5+	2+	7.A	7	3				M-1-M		1	1	1	L
EOR	EORA	88 C8	2	2	98 D8	4	2	AB EB	4+	2+	88 F8	5	3	11		Œ,	A → M – A B → M – B	:	1	1	0 0	-
0.4	EORB R1 R2		2	- 4	DB	4	4	63	4+	2+	FB	. 3	3	16	8	2	R1-R2 ²					t
EXG	1.1	-				-			-				-	4C	1000	4	A - 1 - A		-	1	1	+
NC.	NCB										118			5C	2 2	1	8+1-8		1	i	1	
	INC				OC	ō	2	6C	6+	2.	70	1	3			100	M+1-M		1	1	1	
MP					GE	3	2	6E	3 -	2+	7E	4	3				EA3-PC					
SR					90	7	2	AD	7-	2+	80	8	3				Jump to Subroutine					1
LD	LDA	86	2	2	96	4	2	A6	4+	2+	86	5	3				M-A		1	1	0	T
	108	C6	2	2	06	4	2	66	4 +	2+	F6	5	3				M - B		1	1	0	1
	LOD	CC	3	3	DC	5	2	EC	5+	2+	FC	6	3				M M + 1 - 0		1	1	0	ı
	LDS	10	4	4	10	6	3	10	6+	3+	10	7	4				M M + 1-5		1	1	0	1
	LDU	CE	3	3	DE	5	2	EE	5+	2	FE	6	7				M M + (-U		V	1	Ü	
	LDX	BE	3	3	98	5	2	AE	5+	2+	BE	6	17.00				M M - 1 - 4		1	i	0	
	LDY	10	4	4	10	6	3	10	5+		10	7	4				M M - 1 - Y		1	1	0	ı
		8E		-	9E			AE			BE											1
								200	1	12 4 2							EAJ-S	1	1 - 7			1
LEA	LEAS	1						32	4+	2+	1 2									1000	1	1
LEA	LEAS LEAU LEAX							33 30	4+	2-							EA3-U EA3-X EA3-Y		:			

- OP Operation Code : Hexadecimal)
- Number of MPU Cycles
 Number of Program Bytes
- Arithmetic Plus
- Arithmetic Minus

 * Multiply

- M Complement of M
- Transfer Into
- H Half-carry (from bit 3) N Negative (sign bit)

 - Z Zerc result V Overflow, 2's complement
 - C Carry from ALL

- Test and set if true, cleared otherwise
- Not Affected
- CC Condition Code Register Concatenation
- V Logical or
- A Logical and

FIGURE 20 - PROGRAMMING AID (CONTINUED)

		-			_			ddres			16									T	Т	
Instruction	Forms		nmed		-	Dire	Cŧ	-	ndex	_		exten	_		Inher	ent		5	3	1 2	1	i
LSL	The Park of the Park	Op	-	1	Op	-	-	Op	-	-	Ор	1	1	Op	-		Description	H				1
LSLB LSL			08	6	2	58	6 -	2+	78	7	3	48 58			A B D D D D D D D D D D D D D D D D D D	:	1	1	1			
LSR	LSRA LSRB LSR			10	04	6	2	64	6+			7	3	54			A) - CITTITIO D	:	00	1	:	
MUL				1		1	1	1	1	1	1.5	1	-	30	111	1			q	+-	-	
NEG	NEGA NEGB NEG				00	6	2	60	6+	2+	70	7	3	40	2		A-1-A	* 80 80	*	I	1	
NOP									1	-	-	-	1	12	2	1		8	1	1	-	,
OR	ORA ORB ORCC	BA CA 1A	2 2 3	2 2 2	9A DA	4	2 2	AA EA			BA FA	5	3	116	-	T	A V M – A B V M – B CC V IMM – CC	:	1	1 1	13	
PSH	PSHS PSHU	34 36	5+4 5+4	1 2												1	Push Registers on S Stack Push Registers on U Stack		:			
PUL	PULS PULU	35 37	5+4 5+4	2												T	Pull Registers from S Stack Pull Registers from U Stack Pull Registers from U Stack	:	:	:	:	
ROL	ROLA ROLB ROL				09	6	2	69	5+	2+	79	7	3	49 59	2 2	1	â} ————————————————————————————————————	:	1 1	1	1	,
	RORA RORB ROR				06	6	2	66	6+	2+	76	7	3	46 56	2 2	1	B D D D D D D D D D D D D D D D D D D D	:	1	1		
RTI														3B	6/15	1	Return From Interrupt	+	1	1	*	
ATS														39	5	1	Return from Subroutine			4	-	
SBC	SBCA SBCB	82 C2	2 2	2 2	92 D2	4	2 2	A2 E2	4+	2+	B2 F2	5	3		Ť		A - M - C - A B - M - C - B	13, 40	100	1	1	
SEX														TD	2	1	Sign Extend B into A		1	1	1	
	STA STB STD STS STS STU STX STY				97 DD 10 DF DF 9F 10 9F	4 4 5 6 5 5 6	2 2 2 3 2 2 3	A7 E7 ED 10 EF EF AF 10 AF	4+ 4+ 5+ 5+ 5+ 6+	2+ 2+ 2+ 3+ 2+ 2+ 3+	87 FD 10 FF FF 8F 10 8F	5 5 6 7 6 6 7	3 3 4 3 3 4				A-M B-M D-M M+1 S-M M-1 U-M M-1 X-M M-1 Y-M M-1			1 1 1 1 1 1 1	BURB SERVICE	
	SUBA SUBB SUBO	00 00 83	2 4	2 3	90 D0 93	4 6	2 2 2	EO A3	4+ 4+ 6+	2+ 2+ 2+	B0 F0 B3	5 5 7	3 3				A - M - A B - M - B D - M M + 1 - D	8	1	1	1	
	SWI6 SWI6													3F 10 3F 11	19 20 20	1 2 ,	Software Interrupt 1 Software Interrupt 2 Software Interrupt 3	:				
YNC			_	-										3F				*	•	•		
	11. R2	-	-	+	-	-			-	-	-			13	≥4	1	Synchronize to Interrupt		•	٠		
	STA	-	-	-	-	-								1F	6	2	R1-R2 ²					
1	STA STB				00	6	2	6D	6+	2+	7D	7	3	40 50	2 2	1	Test A Test B Test M		İ		0000	

Notes:

- 1 This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE rable. Table 2.
- 2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers
 - The 8 bit registers are: A, B, CC, DP
 The 16 bit registers are: X, Y, U, S, D, PC
- EA is the effective address.
 - 4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
 - 5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
 - 6 SWI sets I and F bits. SWI2 and SWI3 do not affect I and F
- 7. Conditions Codes set as a direct result of the instruction
- B. Vaue of half-carry flag is undefined.
- 9 Special Case Carry set if b7 is SET

FIGURE 20 - PROGRAMMING AID (CONTINUED)

Branch Instructions

Instruction			Mod Relat	ive		5	3	2	1	0
BCC	41,114	0		5 1	Description	H	N	Z	V	
718	FBCC	10 24	516	1		:		:	:	
8CS	BCS LBCS	25 10 25	5/6	4		:	:			;
BEQ	FBEO BEO	27 10 27	5(6)	4		:	:			
BGE	BGE LBGE	20 10 20	5(6)	4	Branch≥Zero Long Branch≥Zero	:	:	:	*	•
BGT	BGT LBGT	2E 10 2E	3 5(6)	2	Branch > Zero Long Branch > Zero	:	• •	:	:	:
	EHI BHI	22 10 22	3 5(6)	2	Branch Higner Long Branch Higner	:	:	:	:	:
	BHS LBHS	24 10 24	3 5(6)	2	Branch Higher or Same Long Branch Higher or Same					
	BLE	2F 10 2F	3 5(6)	2	Branch s Zero Long Branch s Zero	:	•	•	:	:
	BLO	25 10 25	3 5(6)	2	Branch lower Long Branch Lower	•	:	:	:	•

			Mod			1	T	T	T	T
Accessed to	1	-	Relati			5	13	12	1	0
Instruction	1,49,014	O	- 5	1	Description	H	-			
BLS	LBLS	10 23	5(6)	4	or Same		+	+		+-
BLT	BLT	20 10 20	5181	4	Total de les la constante de l	:	:		:	:
ВМІ	LBMI	28 10 28	5(6)	2	Parantal (4011) 443	:	:	•		:
BNE	BNE	26 10 26	3 5(6)	2	Branch Z=0 Long Branch Z≠0	:	:		:	:
BPL.	BPL LBPL	2A 10 2A	3 5(6)	2	Branch Plus Long Branch Plus	:		:	•	:
BRA	BRA LBRA	20 16	3 5	2	Branch Always Long Branch Always	:	:		:	:
BAN	BRN LBRN	21 10 21	3	4	Branch Never Long Branch Never		:	:	:	•
BSR	BSR LBSR	80 17	9	3	Branch to Subroutine Long Branch to Subroutine	:	:	•		•
	FBAC	28 10 28	3 5(6)	2 4	Branch V = 0 Long Branch V = 0	:	:	:	•	
	BVS LBVS	29 10 29	3 5(6)		Branch V = 1 Long Branch V = 1		:	:	:	

SIMPLE BRANCHES

	OP	-	
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBAN	1021	5	4
BSR	BD	7	2
LBSR	17	9	3

SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OF
N = 1	BMI	28	BPL	2A
Z=1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	Falsa	OP
(>m	BGT	2E	BLE	2F
12m	BGE	20	BLT	20
r = m	BEQ	27	BNE	26
15m	BLE	2F	BGT	2E
r <m< td=""><td>BLT</td><td>20</td><td>BGE</td><td>2C</td></m<>	BLT	20	BGE	2C

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

			**************************************	100
Test	True	OP	False	OP
r>m	BHI	22	BLS	23
r≥m	BHS	24	BLO	25
r = rn	BEQ	27	BNE	26
r≤m	BLS	23	BHI	22
r < m	BLO	25	BHS	24

Notes

- 1 All conditional branches have both short and long variations
- 2 All short branches are 2 bytes and require 3 cycles
- 3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset
- 4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken
- 5 5(6) means 5 cycles if branch not taken, 6 cycles if taken

INDEXED ADDRESSING MODES

		NON	INDIRECT			INDIRECT				
TYPE	FORMS	Assembler Form	Post-Byte OP Code	-		Assembler	Post-Byte OP Code		:	
CONSTANT OFFSET FROM R	NO OFFSET 5 BIT OFFSET 8 BIT OFFSET 16 BIT OFFSET	R R R R R R R	1RR00100 0RRnnnn 1RR01000 1RR01001	1	0	i, Ri defa (n, Ri (n, Ri	1RR10100 ults to 8-bit 1RR11000 1RR11001	1	0 1 2	
ACCUMULATOR OFFSET FROM R	A—REGISTER OFFSET B—REGISTER OFFSET D—REGISTER OFFSET	A. A B. A D. A	1RR00110 1RR00101 1RR01011	1	000	IA. RI IB. RI ID. RI	1RR10110 1RR10101 1RR11011	4 4 7	000	
AUTO INCREMENT/DECREMENT R	INCREMENT BY 1 INCREMENT BY 2 DECREMENT BY 1 DECREMENT BY 2	R+ -R -R	1RR00000 1RR00001 1RR00010 1RR00011	3	0000	(, R++)	allowed 19910001 allowed	6		
CONSTANT OFFSET FROM PC	8 BIT OFFSET	n. PCR	1XX01100	1	1	In PCRI	1XX11100	4	7	
	16 BIT OFFSET	n, PCR	1XX01101	5	2	In PCRI	1XX11101	8	2	
EXTENDED INDIRECT	16 BIT ADDRESS	-	_	+	-	Ini	10011111	5	2	


 $\hat{\mathbf{H}} = \hat{\mathbf{X}}, \hat{\mathbf{Y}}, \hat{\mathbf{U}}, \text{ or } \hat{\mathbf{S}}$ X - DON'T CARE

RR: 00 = X 10 = U 01 = Y 11 = S


INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

T-BYTE	REGI	STE	R 81	T	INDEXED
5 4	3	2	1	0	ADDRESSING MODE
P +	k			K-	EA = A = 5 Bit Offset
A D	0	0	0	0	B.+
R J	0	0	0	1	H + +
H O	Ū	0	1	U	- H
RI	0	0	1	11	R
A I	0	1	0	0	EA = A + 0 Offset
A I	0	T	0	1.	EA . A + ACCB Offse
R	0	1	1	0	EA = R + ACCA Offset
H (1	0	0	0	EA = R + 8 Bit Offset
RIL	1	0	0	10	EA = .R + 16 Bit Offset
R I	T	0	1	1	EA = R - D Offsei
. 1	t	1	0	0	EA = PC + 8 Bit Offset
x 1	1	1.	0	-I	EA = PC + 16 Bit Offset
8 1	Tr.	7	1	3	EA = Address
Ĺ)				Addressing Mode Field Indirect Field Isign of when by = 0 Register Field RR 00 = X 01 = Y 10 = U
	5 4 8 0 R 1 R 0 R 1 R 1 R 1 R 1 R 1 R 1 R 1 R	5 4 3 R + a A R O O O R O O O R O O O R O O O R O O O R O O O R O O O O	5 4 3 2 R * a * R 0 0 0 0 0 R 1 0 0 0 0 0 R 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	5 4 3 2 1 1	R









TRANSFER/EXCHANGE POST BYTE

SOURCE	DESTINATION
1	

REGISTER FIELD

0000	DIABI	1000	A
0001	×	1001	8
0010	Y	1010	CCR
1100	Tu .	1011	OPR
0100	S		
0101	PC		

6809 STACKING DRDER



ORDERING INFORMATION

Blanks = 1.0	egrated Circuity MHz			P
A = 1.5 MHz				
B = 2.0 MHz			11	
In M6800 Far				
Temperature	Range			
Blank = 0°-	+ 70°C			
C= -40°-	85°C			
Package —	1100			
P = Plastic				
S = Cerdip L = Ceramic				
r - ceramic				
	BETTER	PROGRAM		
Better program p suffix letters to p	rocessing is a	vailable on	all types liste	d Ad
Level 1 add "S	Level 2 a	edd "D"	Level 2 and	05
Level 1 "S" = 1	O Temp Cycle	es - 1 - 25	10 150901	55
	I SITE TOSTIO	O R. T		
Level 3 "DS" = 1	68 Hour Burn	-ID BY 19E 0	r-	

Speed	Device	Temperature Range
1.0 MHz	MC6809EP, L, S	0 to 70°C
1.5 MHz	MC68A09EP, L, S	0 to +70°C
2.0 MHz	MC68B09EP.L.S	0 to +70°C